

# How to Attack the IoT with Hardware Trojans

RUB



[Janet Lackey](#) under CC license

hardware.io

Den Haag, September 22, 2017

Christof Paar

Ruhr Universität Bochum & University of Massachusetts Amherst

# Acknowledgement

- Georg Becker



- Pawel Swierczynski



- Marc Fyrbiak

# Agenda

- Introduction to Hardware Trojans
- Sub-Transistor ASIC Trojans
- FPGA Trojan
- Key extraction attack
- Auxiliary Stuff


# Agenda

- **Introduction to Hardware Trojans**
- Sub-Transistor ASIC Trojans
- FPGA Trojan
- Key extraction attack
- Auxiliary Stuff

# Hardware Trojans

RUB

*Malicious change or addition to an IC that adds or removes functionality, or reduces reliability*





Many rather unpleasant “applications”



# Hardware Trojans & the Scientific Community

RUB

Public



# Trojan Injection & Adversaries Scenarios

RUB

DoD scenario 2005



- **Manufacturing**  
Malicious factory, esp. off-shore  
(foreign Government)

## Design Manipulation

- 3<sup>rd</sup> party IP-cores
- malicious employee



not-so-unlikely 2013



## During shipment

cf. NSA's *interdiction*

## Built-in backdoors etc.

# Where are we with “real” HW Trojans?

- No true hardware Trojan observed in the wild




- All examples from academia




- Vast majority of publications focus on detection

# Our Thoughts




# Simple Example: Inverter Trojan


Let's modify an inverter so that it always outputs "1" (VDD) **without visible changes**.



# PMOS Transistor Trojan




Unmodified PMOS transistor



Trojan trans. w/ constant VDD output

# “Always One” Trojan Inverter




Q1: Can the manipulation be detected?

Q2: How to build a useful Trojan from here?


# Detection: layout view of Trojan inverter

Which one has the Trojan?

Original Inverter



“Always One” Trojan



Unchanged:

- All metal layers
- Polysilicon layer
- Active area
- Wells

⇒ Dopant changes (very ?)  
difficult to detect using  
optical inspection!


# “Small” remaining question

- Unfortunately, circuits will not function correctly with this simple stuck-at fault ...
- ... functional testing (after manufacturing) will detect fault right away

Q2: Can we build a **meaningful** Trojan using dopant modifications that passes functional testing?

# A Real-World True Random Number Generator

RUB




... random numbers generate cryptographic keys for


- secure web browsing
- email encryption
- document certification
- ...




# 2 Modules form Random Number Generator



# Inside the Random Number Generator



# Trojan Random Number Generator




- 1,000,000,000,000,000,000,000,000,000,000,000,000,000,000,000  
possible crypto keys

Testing all keys:  
few seconds

... but circuit would still be tested as “faulty” during manufacturing...


# Built-in self test prevents detection of fault



# Conclusion

**Slashdot**  
News for Nerds. Stuff that matters.

**SPIEGEL**  
ONLINE



**ars technica**

**COMPUTERWORLD**

- Meaningful hardware Trojans are possible without extra logic
- Many detection techniques don't guarantee a Trojan free design!
- Built-in self tests can be dangerous
- More details:

Becker, Regazzoni, P, Burleson, *Stealthy Dopant-Level Hardware Trojans*.  
CHES 2013

... but the scientific community functions as it is supposed to do:

- Trojan detection is possible w/ scanning electron microscope  
Sugawara et al., *Reversing Stealthy Dopant-Level Circuits*.  
CHES 2014



# Agenda

- Introduction to Hardware Trojans
- Sub-Transistor ASIC Trojans
- **FPGA Trojan**
- Key extraction attack
- Auxiliary Stuff

# FPGAs = Reconfigurable Hardware


... are widely used



world market:  
≈ 5b devices



# Configuration during power-up



# Principle of FPGA-based Trojans


RUB



small look-up tables  
realize logic



configure



1001010101010101010100  
0011101001011011100000  
0001010111010100110011  
1010110001100101011111




Manipulate Bits

1001010101010101010100  
0011101001011011100000  
0001010111100100110011  
1010110001100101011111

Source Graphics: SimpleIcon, Xilinx


# The Mechanics of FPGAs



Two challenges

1. find AES in unknown design
2. meaningful manipulation

# Finding AES: Luckily, crypto has very specific components



- S-boxes are realized as 6x1 look-up tables (LUTs)
- LUT locations can be found in bitstream
- S-box contents is very specific (luckily)

# AES detection in practice

8 different real-world AES implementations




Impl.	Architecture	AES	LUTs with S-box logic	S-boxes in memory	Detection
#1	Round-based	128	$(16+4) \cdot 32 = 640$	no	100 %
#2	$\frac{1}{4}$ Round	128	0	yes	100 %
#3	$\frac{1}{4}$ Round	192	0	yes	100 %
#4	$\frac{1}{4}$ Round	256	0	yes	100 %
#5	Round-based	128	$(0+4) \cdot 32 = 128$	yes	100 %
#6	Round-based	128	0	yes	100 %
#7	Round-based	128	0	yes	100 %
#8	Round-based	128	$(16+4) \cdot 32 = 640$	no	100 %

TABLE IV: Overview of evaluated AES implementations

# Algorithm substitution attack and its implications

RUB



“Useful” attacks are still possible!

## 1. Storage encryption – Plaintext recovery

- Attacker can recover plaintext without access to  $k$



## 2. Temporary device access – Key extraction

- switch S-box and recover  $k$  from  $CT$
- configure original S-box



# Conclusion

- New attack vector against FPGAs!
- Reconfigurability allows “hardware” Trojans designed in the lab
- Bitstream protection is crucial!  
(but not easy, cf. our work at CCS 2011 & FPGA 2013)
- Details at:  
Swierczynski, Fyrbiak, Koppe, P, *FPGA Trojans through Detecting and Weakening of Cryptographic Primitives*. IEEE TCAD 2015.


# Agenda

- Introduction to Hardware Trojans
- Sub-Transistor ASIC Trojans
- FPGA Trojan
- **Key extraction attack**
- Auxiliary Stuff

# What else can we do with bitstream manipulations?


Hmm, are there simpler ways to  
**extract keys** through bitstreams  
**without** Trojans?





non-classical set-up:  
alteration of bitstream

10010101010101010101010100  
0011101001011011100000  
0001010111010100110011  
1010110001100101011111




$$PT \quad CT = \text{AES}(\textcolor{red}{k}, PT)$$

??

classical known-plaintext  
set-up

# Bitstream Fault Injections (BiFI)


RUB




$PT \quad CT = \text{AES} (k, PT)$

configure

100101010101010101010100  
0011101001011011100000  
0001010111010100110011  
1010110001100101011111




10-30k LUTs  
per FPGA



## (surprising) attack strategy

1. manipulate 1st LUT table (e.g., all-zero)
2. configure FPGA
3. send PT
4. check: Does CT contain **k**?  
if not: GOTO 1 and manipulate next LUT


# How exactly does the key leak ??



$PT \quad CT = AES(k, PT)$

configure

100101010101010101010100  
0011101001011011100000  
0001010111010100110011  
1010110001100101011111



**Many LUT manipulations possible**



- all-zero
- all-one
- invert
- upper half of LUT all-zero
- ...

**Many leakage hypotheses**

- $CT = \text{roundkey}$
- $CT = \text{inverted roundkey}$
- $CT = PT \oplus \text{roundkey}$
- ...

# Results for Bitstream Fault Injections (BiFI)

RUB



## Real world attack

- 16 unknown AES designs (Internet)
- 16 different manipulation rules
- $\approx 20k$  LUTs
- 3.3 sec for configuring and checking one alterations

## Results

- successful key extraction for **every** design!
- on average  $\approx 2000$  configurations ( $\approx 2h$ )
- works even for encrypted bitstream (w/o MAC)

# Conclusion

- Bitstream Fault Injections (BiFI) is a new family of fault attacks
- Malleability of bitstream is major weakness for FPGAs!
- Are there more bitstream-based attacks ?
- Details at:  
Swierczynski, Becker, Moradi, P: Bitstream Fault Injections (BiFI) – Automated Fault Attacks against SRAM-based FPGAs. IEEE Transactions on Computers, to appear.

# Agenda


- Introduction to Hardware Trojans
- Sub-Transistor ASIC Trojans
- FPGA Trojan
- Key extraction attack
- **Auxiliary Stuff**

# Related Workshops

RUB




**CHES – Cryptographic Hardware & Embedded Systems**  
25.-28. September 2017, Taiwan



**escarEurope – Embedded Security in Cars**  
Berlin, November 2017

# Easy-to-understand book for applied cryptography

RUB



[Introduction to Cryptography by Christof Paar](#)

24 video lectures

**Thank you very much for your attention!**

Christof Paar

Ruhr-Universität Bochum