

# Armed to Boot

A Novel Enhancement to Arm's Secure Boot Chain

Derek Chamorro

Ryan Chow



## Derek

- Staff Security Engineer



## Ryan

- HW Security Engineer



- Cloudflare and Secure Boot Journey
- Hardware Root of Trust
- Background on Arm Secure Boot/Chain of Trust
- Single Domain Secure Boot
- Demo
- BMC
- Future

# What is Cloudflare?

## Network Map

**270+**

cities in more  
than 100  
countries

**1B+**

Unique IP Addresses Daily

**20+MM**





Internet Properties

**142 Tbps**


Of network capacity



Lots of cities = Lots of servers



## Secure Boot Chain



# UEFI Vulnerabilities

## Result of Exploitation

## Compromised Supply Chain

Secure Boot Bypass

SMM Privilege Escalation

UEFI Firmware Implant

UEFI Update Issues

Outdated BIOS

Unauthenticated Updates

Implanted BIOS Image

Poor Configuration

Weak Protections

Insecure Root of Trust

Malicious Peripherals


Persistent Non-SMM


Persistent SMM

Non-Persistent Shellcode




- Authenticates first block of BIOS/UEFI code before releasing x86 CPU from reset.
- Enabled at boot time with PSB-ready FW image.
- PSB is configured using a region of one-time programmable (OTP) fuses, specified for the customer.







## Updated Secure Boot Chain



## Updated Secure Boot Chain



## Updated Secure Boot Chain




# ARM Secure Boot

Arm Trusted Board Boot Requirements aka "ATF Secure Boot".

How to build a "Chain of Trust" from the first ROM executed (BL1) to "Normal World" firmware (BL33)

System on a Chip (SOC) manufacturer heavily involved in secure boot chain

- Requires unique SOC stock keeping unit (SKU) per customer
- SOC manufacturer has end-to-end signing responsibility
- Complicated infrastructure
- Doesn't scale





- 128+ core ARM M1 core processor
- ARM V8.2+ extensions
- High memory, I/O, network bandwidth
- Lower TDP than x86










# Arm (Ampere) Secure Boot





# Chain of Trust Revision - Single Domain Secure Boot




# Single Domain Secure Boot (SDSB) Provisioning





# SRP Customization





# Signed UEFI Firmware



# Security Provisioning Firmware



# eFuse Key Provisioning




# Final Manufacturing Flow



2 POWER ON SYSTEM




4 SYSTEM REBOOTS







## Validation



# UEFI Authentication



# Demo




---

# BMC Protection



# CPU-based Root of Trust



## Why Attack a BMC?

---

- Highly privileged access to host
- Network accessible
- Connected to both host and management network
- Persistence independent from host
- Poor firmware security history
  - <https://blog.cloudflare.com/bmc-vuln/>



# Future






OPEN  
Compute Project



- Platform Secure Boot
- Firmware integrity
- PUF-based identity
- Peripheral attestation
- Key transition



[blog.cloudflare.com](https://blog.cloudflare.com)

---

# Thank you



				Invasive Debug		Non-Invasive Debug	
SPIDEN	DBGEN	SPNIDEN	NIDEN	Secure	Not Secure	Secure	Not Secure
0	0	0	0	N	N	N	N
0	0	0	1	N	N	N	Y
0	0	1	1	N	N	Y	Y
0	1	0	1	N	Y	N	Y
0	1	1	1	N	Y	Y	Y
1	1	1	1	Y	Y	Y	Y